Embedded Linux Conference North America, 2017


Real-Time Linux on Embedded Multi-Core Processors

Andreas Ehmanns,

Technical Advisor Embedded Software Systems MBDA Deutschland GmbH



Content of Presentation





- Motivation
- Linux and Real Time
- Latency Measurements
- From Single-Core to Multi-Core
- Effects on Multi-Core Systems
- Hardware Architecture(s)
- Summary



- Combination of Vanilla Linux kernel and RT-Preempt patch is well established on embedded single-core systems.
- Semiconductor industry is driving an evolution towards multi-core processors even in the embedded area.

How can the combination of vanilla linux kernel and RT-Preempt patch be migrated to multi-core hardware?

 This presentation will outline one possible way to migrate from a single-core to a multi-core processor system.



Basis for migration:

Single-core system, 6U VME PowerPC card, 74xx

- Hardware becomes more and more obsolete
- Can (several) boards be replaced by new multi-core based boards?
- Advantages (depending on CPU type):
 - More computing power/board
 - Less power consumption/board
 - Less heat dissipation/board
- Disadvantages:
 - Shared resources (e.g. Caches, RAM, I/Os, ...)
 - Possible interferences



- Vanilla Linux Kernel 4.4.3 from kernel.org
- RT-Preempt patch 4.4.3-rt9
- General kernel configuration: Full RT, Tickless System, High Resolution Timer, ...
- Disabled all features with negative impact on realtime behaviour,
 e.g. power management, dyn. frequency scaling, hotplugging, ...
- Installed tool "cyclictest" (part of rt-tests package, v0.89) for latency measurements

Note: Scope of presentation is the migration to multi-core and NOT a discussion of preempt patch or its tools.




- ... measures latency of response to a stimulus.
- ... sleeps for a defined time
- ... measures actual time when woken up
- ... calculates difference of actual and expected time

```
while (!shutdown) {
    clock_nanosleep(&next);
    clock_gettime(&now);
    diff = calcdiff(now, next);
    ...
    next += interval
}
```



Effects of RT-Preempt patch



- Latency measurement with "cyclictest"
- High load on Ethernet and RapidIO interface
- Long-Term measurement
- Unpatched version shows outliers up to 5ms!
- Note: Logarithmic scale on y-axis
- Curve shape is hardware dependant



Time in microseconds

Using Freescale/NXP QorlQ evaluation boards T2080RDB und T4240RDB

T2080RDB





T4240RDB



Multi-Core Hardware and Software

	T2080RDB	T4240RDB
CPU	QorlQ T2080	QorlQ T4240
Core	e6500	e6500
# cores	8	24
clock	1.8GHz	1.8GHz
RAM	4GB	12GB

- Step of more than 3 PowerPC Generations from 74xx (G4)
- Boot images built with NXP SDK 2.0, based on Yocto
- Kernel 4.1.8, RT-Preempt patch 4.1.8-rt8




- Let Linux kernel handle all cores (SMP)
- Change kernel configuration to new CPU and I/O hardware.
- No further modifications
- "cyclictest" to start one thread on each core (bound with affinity)
- Note: Outliers will always be marked in diagrams.

Let's see what "cyclictest" will report ...



First Results T2080RDB - Idle




- Idle (no load)
- Curve shape can change from core(s) to core(s) each new run
- Are we done?

Additional investigation neccessary




Latency Measurement on T2080RDB




- Under Load (CPU, Ethernet, Serial)
- Peaks can change from core(s) to core(s) each new run
- Different range on xaxis (250 µs instead of 100 µs)

MBDA

First Results T4240RDB - Idle





Similar behaviour than T2080 but 24 cores/graphs

T2080 will be discussed only on the next slides



- Scheduler decides on which core tasks run.
- Tasks can be migrated dynamically.




Bind all tasks to one core, e.g. core 0

```
# Migrate all possible tasks to core 0
for PROCESS in $(ls /proc); do
   if [ -x "/proc/${PROCESS}/task/" ]; then
      taskset -acp 0 ${PROCESS}
   fi
done
```



Effects of Task Migration

Latency Measurement on T2080RDB



- Only two cores with latencies > 25µs
- Results vary from run to run.
- Still some tasks running on non-0 core



```
root@t2080rdb:~# cat /proc/interrupts

CPU0 CPU1 CPU2 CPU3 CPU4 CPU5 CPU6 CPU7

36: 2 31 2 3 3 46 3 6708 OpenPIC 36 Level serial
```



Interrupts are handled by different cores


```
# Migrate IRQs to core 0
for IRQ in $(ls /proc/irq); do
   if [[ -x "/proc/irq/${IRQ}" && ${IRQ} != "0" ]]; then
        echo 1 > /proc/irq/${IRQ}/smp_affinity
   fi
done

# Set default affinity for new IRQs
echo 1 > /proc/irq/default_smp_affinity
```



Effects of IRQ and Task Migration

Latency Measurement on T2080RDB



- Less entries in region 150-250µs
- Still two cores with entries >25µs
- Core(s) vary from run to run.



Page : 18


- Isolate CPUs/cores from the kernel scheduler.
- Use boot parameter isolcpus
 - isolcpus= cpu_number [, cpu_number ,...]
 - Remove the specified CPUs, from the general kernel SMP balancing and scheduler algorithms.
 - Use "taskset" to assign applications to cores.

Idea:

- Reserve core 1-7 for user applications
- Let core 0 handle all kernel and OS load



Latency Measurement on T2080RDB



- Core 0 handles kernel and OS
- Core 1-7 reserved for user application.
- No outliers
- Max Latency for core 1-7: 13µs

```
# Min Latencies: 00005 00005 00005 00005 00005 00005 00005 00005 00005 # Avg Latencies: 00007 00006 00005 00005 00005 00006 00005 00006 # Max Latencies: 00246 00013 00012 00009 00008 00009 00007 00008
```



Use a "Real Application" for Testing

- Latency measurements are necessary
- But: Best test is your "Real Application"
 - Migration: Use existing code on new hardware
 - New project: Try to do a reference implementation of critical code (sections).

Writing a reference implementation

- Is your application/system able to run "in parallel"?
- Be careful with time measurement
- Take caching effects into account
- Simulate or implement messaging if necessary
- Does your application I/O?
- Run long-term measurements to find unfrequent outliers
- Check that applications executes as expected
- ...




Reference Implementation – An Example

- Let's do a demonstration with an existing real time critical algorithm in 2 versions:
 - Pure C/C++ code
 - Usage of Altivec instructions (SIMD vector unit of PowerPC family)
- Algorithm: Up to 95% of code can run in parallel.
- Usage of big Lookup-Tables reduces caching effects
- Simulates storage of data in hardware




Algorithm Performance (1) – C++ Version



- Main code parts are parallelized.
- Factor of 9.9 between 1 and 8 cores
- Factor of 1.9 between 4 and 8 cores
- Speedup can be described by Amdahl's law.



Algorithm Performance (2) – Altivec Version





- Good perf. improvement up to 5 cores (factor 4.2).
- No real speedup for 6 and 7 cores
- Reduced performance with 8 cores.
- Faktor of 1.03 between 5 and 8 cores

What is the root cause?



Average and Jitter






- Timing values shown before are average
- 1-4 cores: < 2% jitter
- 5-8 cores: 50-100% jitter



T2080 Core Block Diagram


- /proc/cpuinfo and "top" report 8 cores.
- T2080: 4 physical cores, 8 virtual cores
- "Dual-Threaded Cores"
- Most hardware elements of a physical core are available twice.
- One Altivec unit per physical core.
- Only 4 Altivec units on T2080.



Taken from "QorlQ T2080 Family Reference Manual", Document Number: T2080RM, Rev. 1, 05/2015, Copyright NXP Semiconductors



T2080 – Altivec Core Selection




- Check OS core numbering scheme
- Pin only one Altivec applications to one physical core
- E.g. use core 0, 2, 4, 6 instead of 0, 1, 2, 3



T2080 Block Diagram

More things to know:

- One L1 cache per physical core
- Two "Core Threads" share L1
- One L2 cache for all cores
- CoreNet is the main interconnect of CPU, RAM, I/O,
- QMan, BMan, FMan for higher throughput and less interferences.
- Check for possible I/O interferences!




Taken from "QorlQ T2080 Family Reference Manual", Document Number: T2080RM, Rev. 1, 05/2015, Copyright NXP Semiconductors



T4240 Block Diagram

- Similar to T2080 but:
- T4240 contains 3 T2080 units.
- 3 L2 Caches, one per each T2080 unit.
- L2 interferences can be seen with test algo:


Run on core	Time in µs
0, 2	1220
0, 8	774



Taken from "QorlQ T4240 Reference Manual", Document Number: T4240RM Rev. 2, 06/2015, Copyright NXP Semiconductors



Cache Interferences – Basic Example



- 1, 2 and 4 Threads:
 Distributed to physical cores
- 8 Threads: Using all virtual cores
- Caches sizes are visible
- L2 cache is shared between all cores
- L1 cache is shared inside physical core



RAM



L1

L2

- Cache and RAM interferences are more complicated for T4240
- CoreNet internal architecture unknown
- Same applies to QMan (Queue Manager), FMan (Frame Manager) and BMan (Buffer Manager)
- T2080 and T4240 provide numerous (high-speed) interfaces (e.g. SATA, PCIe, sRIO, SerDes, SPI, I²C, SD/MMC, UART, ...)
- Interferences between them and/or Cache/RAM might occur.
- Consider DMA transactions.

Depending on application and its I/O, possible interferences should be considered and investigated profoundly.



- A vanilla Linux kernel with applied RT-Preempt patch can be used on multi-core systems with realtime requirements.
- Linux provides configuration parameters and tools to adapt system and core behaviour to own needs.
- System and software engineers need a good knowledge of processor hardware architecture.
- Depending on processor architecture, deployment of application to dedicated cores has to be considered carefully (including processing power, caches, I/O interferences).



- RT Linux on (embedded) multi-core systems is not something "magic".
- Shown setup is just an example for a dedicated combination of hardware and software.
- Your system may look different and the solution may be different.
- Use the content of this presentation as a suggestion ...

Give it a try. It's fun ...

